This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

G06F 11/00

A1

(11) International Publication Number: WO 95/26529

(43) International Publication Date: 5 October 1995 (05.10.95)

(21) International Application Number:

PCT/US95/03006

(22) International Filing Date:

14 March 1995 (14.03.95)

(30) Priority Data:

08/218,532

25 March 1994 (25.03.94)

US

(81) Designated States: JP, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published


With international search report.

(71) Applicant: BULL HN INFORMATION SYSTEMS INC. [US/US]; 300 Concord Road, Billerica, MA 01821 (US).

(72) Inventors: SHELLY, William, A.; 4900 East Osborn Road, Phoenix, AZ 85018 (US). LANGE, Ronald, E.; 4442 West Kimberly, Glendale, AZ 85308 (US). BOOTHROYD, Donald, C.; 4125 West Missouri Avenue, Phoenix, AZ 85019 (US).

(74) Agent: SOLAKIAN, John, S.; Bull HN Information Systems Inc., Law Office MA30-883A, 300 Concord Road, Billerica, MA 01821-4186 (US).

(54) Title: CENTRAL PROCESSOR WITH DUPLICATE BASIC PROCESSING UNITS



(57) Abstract

In order to validate data manipulation results in a CPU which incorporates duplicate basic processing units (60, 61) for integrity, which BPUs (60, 61) are typically each implemented on a single VLSI circuit chip, and which is capable of performing single and double precision data manipulation to obtain first and second data manipulation results, which should be identical, and a cache unit (70) for receiving data manipulation results from both BPUs (60, 61) and for transferring specified information words simultaneously to both BPUs (60, 61) upon request. In each BPU (60, 61), parity is generated for control groups, which are made up of cache interface control signals generated by each BPU (60, 61). Parity for the groups sent to the cache unit (70) and the other respective BPU (60, 61) are checked for errors in both the cache unit (70) and the respective BPU (60, 61), and in the event that an error is sensed, an error signal is issued to institute appropriate remedial action.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

					**
AT	Austria	GB	United Kingdom	MIR	Mauritania
ΑŪ	Australia .	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	FT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP,	Democratic People's Republic	SD	Sudan
CG	Congo	,	of Korea	SE ·	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK .	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Larvia	ŢJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ultraine
ES	Spain	MG	Madagascar	us	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan `
FR	France	MN	Mongolia	VN	Vict Nam
GA	Gabon		-		

-1-

CENTRAL PROCESSOR WITH DUPLICATE BASIC PROCESSING

2 UNITS

Field of the Invention

This invention relates to the art of data processing and, more particularly, to
a central processing unit (CPU) using dual basic processing units (BPUs) each
situated on a single very large scale integrated (VLSI) circuit chip, which BPUs
employ multiplexed control signals to reduce inter-unit conductor count.

Background of the Invention

Powerful and reliable mainframe CPUs may incorporate duplicate BPUs which work independently to execute the same instruction or instruction series in parallel such that the results can be compared to insure identity. It has now become feasible to incorporate an entire BPU on a VLSI circuit, a feature which has the advantage of not only occupying less space, but also enjoys the capability to run faster. However, there is a practical limit to the number of conductive leads which can be connected to a VLSI circuit. This problem arises because each of the duplicate BPUs has typically required a double word result bus which, for example in one computer family in which the present application finds application, means the provision of two 80-bit result buses to a cache unit, one coupled to each BPU.

One viable approach to obtaining reliable redundant double word transfer of information from the BPUs to the cache within the conductive lead limitations imposed as a practical matter on VLSI chips is disclosed in copending U. S. Patent Application Serial No. 08/065,105 entitled CENTRAL PROCESSING UNIT USING DUAL BASIC PROCESSING UNITS AND COMBINED RESULT BUS,

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

filed May 19, 1993, by Donald C. Boothroyd et al and assigned to the assignee of 1 the present application, now U. S. Patent _____. In that invention, the 2 desired end was achieved by providing a CPU incorporating duplicate BPUs and 3 two cache units, each cache unit being dedicated to handling half-bytes of information. Each cache unit included bit-by-bit comparison circuitry to validate 5 the half-byte results received from both BPUs in the case of single precision 6 operations, and, in the case of double precision operations, one cache unit 7 employed the same bit-by-bit comparison circuitry to validate, for both cache 8 units, the result parity bits, and hence the half-byte results, received from both 9 BPUs. 10

However, one of the major challenges that traditional mainframe vendors face as personal computers and workstations become more and more powerful is in differentiating their midrange systems from the rapidly advancing smaller machines. One significant area in which mainframe machines can be made distinguishable from the smaller machines is in the area of fault tolerance. Therefore, it would be highly desirable to preserve a high degree of fault tolerant operation while still achieving the necessary chip pin count reduction. The present invention is directed to this end and to obtaining other desirable results which are a consequence of the implementation of the invention.

Objects of the Invention

It is therefore a broad object of this invention to provide an improved CPU which incorporates duplicate BPUs for integrity, which BPUs are typically each implemented on a single VLSI circuit chip, and which employs half size, double word result busses for transferring data manipulation results to cache storage.

It is a more specific object of this invention to provide a CPU incorporating duplicate BPUs and a cache unit, a first BPU segregating even bits of a data

-3-

1 manipulation result and transferring the same, along with parity information, to the

2 cache storage and a second BPU segregating odd bits of the same data

3 manipulation result and transferring the same, along with parity information, to the

4 cache storage.

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

Summary of the Invention

Briefly, these and other objects of the invention are achieved, in a presently preferred embodiment of the invention, by providing first and second basic processing units adapted to redundantly perform data manipulations on received data to obtain first and second data manipulation results, which should be identical, and a cache unit for receiving data manipulation results from both BPUs and for transferring specified information words simultaneously to both BPUs upon request. These operations are controlled by cache interface control signals identically generated in each BPU. In each BPU, the control signals are arranged into first and second groups which are nominally identical; i.e., should be identical unless there has been an error. The first control signal group is transmitted to the cache unit from one BPU while the second control group is transmitted to the cache unit from the other BPU. Integrity is assured by a special cross check process. In each BPU, parity is generated for each control group separately. Parity for the group sent to the cache unit by each BPU is included with the control signal information for checking in the cache unit. Parity for the group not sent to the cache unit by each BPU is transmitted to the other BPU and checked against the locally generated parity for that group. In the event of a parity miscompare sensed in either BPU or a parity error sensed in the cache unit, an error signal is issued to institute appropriate remedial action.

Description of the Drawing

- The subject matter of the invention is particularly pointed out and distinctly claimed in the concluding portion of the specification. The invention, however, both as to organization and method of operation, may best be understood by reference to the following description taken in conjunction with the subjoined claims and the accompanying drawing of which:
 - FIG. 1 is a block diagram of a typical prior art CPU incorporating duplicate BPUs and capable of performing single and double precision data manipulation and storing the validated results in a cache memory;
 - FIG. 2 is block diagram of a prior art single VLSI chip CPU shown configured to execute double precision data manipulation operations and cache stores with reduced chip pin count achieved by using half-byte result bus techniques;
 - FIG. 3 is a first simplified logic diagram illustrating the handling of cache memory interface signals in the duplicate BPUs; and
 - FIG. 4 is a second simplified logic diagram illustrating the invention and particularly the handling of data integrity in the duplicate BPUs and the cache unit while enjoying a significant reduction of the communication lines therebetween.

Description of the Preferred Embodiment(s)

Referring first to FIG. 1, there is shown a block diagram of a typical prior art CPU incorporating duplicate BPUs which is capable of performing single and double precision data manipulation and storing the validated results in an internal cache memory. In the exemplary system, a data word is 36 bits wide, and each 9-bit data byte carries its own parity bit such that each full byte is 10 bits wide with the parity bit placed in the least significant bit position. Thus, a full single

precision 4-byte word with parity information is 40 bits wide, and a double precision 8-byte word is 80 bits wide.

A first BPU (BPU0) 1 may be deemed the "master" BPU, and a second 3 BPU (BPU1) 2 is the "slave" BPU. In operation, both BPUs 1, 2 receive the same 4 information from a cache unit (DTX) 3, via 80-bit wide BPU input bus 4, and 5 6 perform the same operations in redundant fashion in their respective data 7 manipulation logic circuitry blocks 5, 6. The results, which should be identical. appear in respective buffer registers 7, 8. In the case of single precision 8 9 operations, depending upon a given CPU design, only half the buffer registers 7, 8 may be used, or the single precision results may be duplicated in the upper and 10 11 lower halves of each of the buffer registers. In the case of double precision 12 operations, of course, each result is 80 bits wide, including the parity bits. The 13 master results are transferred to the cache unit 3 on master result bus (MRB) 9 14 while the slave results are similarly transferred to the cache unit on slave result bus (SRB) 10. 15

The results of each data manipulation operation, as obtained by each of the master and slave BPUs 1, 2, are compared, bit-by-bit, in comparison block 11 within the cache unit 3. (Bit-by-bit comparison circuits are well known in the art; for example, reference may be taken to the relevant disclosure, incorporated herein, in United States Patent 5,195,101, the invention of which is assigned to the same Assignee as the subject invention.) If the results are identical, a "valid" signal issued by the comparison block 11 enables AND-gate array 12 to permit the master results to be transferred to result register 13 and thence to storage block 14. (It will be understood that if the results are invalid, appropriate error handling operations will be undertaken.) Information stored in or to be stored into the cache unit 3 may be made available to or received from other system components (e.g.,

16

17

18

19

20

21

22

23

24

25

26

-6-

other CPUs, I/O units, main memory, etc., not shown) via 80-bit wide input/output
bus 15 and system bus 16 in the manner well known in the art.

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

It will be observed that both the MRB and the SRB are 80-bits wide such that, if a BPU is implemented on a single VLSI chip, the configuration of FIG. 1, which is capable of high performance in carrying out both double precision and single precision data manipulation operations, may not be usable because of the practical limitation on the number of conductive connections that can reliably be made to a single very dense and physically small VLSI chip.

Attention is now directed to FIG. 2 which illustrates in block diagram form the logic by which a prior art invention overcomes this obstacle in the performance of (by way of example) double precision data manipulation operations. In this configuration, BPU0 21 and BPU1 22 are not related as master and slave, but rather are peers which, however, receive identical information on which to perform data manipulations in a manner similar to that performed by the BPUs previously discussed and shown in the configuration of FIG. 1. BPU0 21 and BPU1 22 each communicate with cache units DTX0 23 and DTX1 24. Each buffer multiplexer, 25, 26, respectively, receives the results of a given data manipulation performed by the respective logic blocks 31, 32 into upper half-byte sections 27, 29 and lower half-byte sections 28, 30. The upper half-bytes from the buffer register sections 27, 29 are transferred to the cache units 23, 24 via respective 20-bit wide UHB busses 33, 34. Similarly, the lower half-bytes from the buffer register sections 28, 30 are transferred to the cache units 23, 24 via respective 20-bit wide LHB busses 35, 36. Since, in the exemplary system, each data byte includes a parity bit in the least significant bit position, all the parity bits are resident in the lower half-bytes which are transferred to the cache unit 24.

For single precision operations, the system shown in FIG. 2 duplicates the results in the upper 27, 29 and lower 28, 30 halves of the buffer registers 25, 26

-7-

and in the cache units 23, 24. Those skilled in the art will understand that this 1 design choice offers certain performance advantages which are adaptable to 2 3 systems in which only single, non-duplicated, word results are stored for single precision operations.

4

19

20

21

22

23

24

25

26

27

5 Referring to again to FIG. 2, assume that the data manipulation blocks 31. 6 32 in the BPUs 21, 22 have been assigned a double precision operation. The 7 double precision results will be placed in the buffer multiplexers 25, 26 such that: 1) the upper half-bytes of the low order word (data bits 0-35) are placed in the 8 9 buffer register section 27 of the buffer multiplexer 25; 2) the upper half-bytes of 10 the high order word (data bits 36-72) are placed in the buffer register section 29 of the buffer multiplexer 26; 3) the lower half-bytes (which include the parity bits) of 11 12 the low order word (data bits 0-35) are placed in the buffer register section 28 of 13 the buffer multiplexer 25; and the lower half-bytes (which include the parity bits) 14. of the high order word (data bits 36-72) are placed in the parity buffer register 15 section 30 of the buffer multiplexer 26. In addition, parity bit buffer registers 52. 16 53 in, respectively, the BPU0 21 and BPU1 22 receive the parity bits 0-7; i.e., 17 each parity buffer register is loaded with a complete set of the parity bits present in 18 the result generated by the data manipulation logic block resident in its BPU.

The complete sets of parity bits are respectively conveyed from the parity bit buffer registers 52, 53 to bit-by-bit comparison block 42 in cache unit DTX1 24 via parity busses 54, 55. If the two sets of parity bits are identical, the "valid" signal issues in the cache unit DTX1 24 to admit the lower half-bytes from each of the BPUs 21 and 22 into the result register 43 and thence to the storage block 46. In addition, this "valid" signal is coupled to the DTX0 23 by line 56 to enable the transfer of the upper half-bytes from each of the BPUs 21 and 22 into the result register 38 and thence to the storage block 41. Therefore, the complete, validated double precision result is stored in cache memory, the combination of the storage blocks 41 and 43, from which the data can be read to the BPUs 21 and 22 and/or the system bus 16.

Thus, the data output lines comprising the busses 33, 34, 54 and 35, 36, 55 from each of the BPUs 21, 22 to the cache units 23, 24 are 48 lines, rather than 80 lines, wide such that the line counts to the VLSI chips incorporating the BPUs are reduced accordingly. Since the same apparatus is employed for both single and double precision operations, it is this reduction from 80 to 48 output lines per BPU which represents the effective pin count advantage over the FIG. 1 configuration.

Attention is now directed to FIGs. 3 and 4 which reveal the present invention by which the pin count reduction requirements are met in an entirely different manner and in which data integrity is further enhanced. FIG. 3 is a simplified logic diagram illustrating an aspect of the invention relating to the handling of cache memory interface signals in the duplicate BPUs; and FIG. 4 is a simplified logic diagram illustrating an aspect of the invention relating to the handling of data integrity in the duplicate BPUs.

Referring first to FIG. 3, BPU0 60 and BPU1 61 are peers as in the FIG. 2 configuration discussed above. The BPUs 60, 61, respectively include identical data manipulation logic circuitry blocks 62, 63 which perform data manipulation redundantly and arrive at nominally identical results; i.e., the results should be identical. As previously described, the results of such data manipulation must be transferred to and from cache memory from time-to-time, and this operation is under the control of a set of cache memory interface control signals. These signals originate in identical cache memory interface control signal blocks 64, 65 disposed, respectively, in the BPUs 60, 61. The control signals are divided into two groups: group one and group two. Each group of these signals as separately generated in the two BPUs are nominally identical at any given time; i.e., they should be identical, but may not be in the event of an error.

-9-

1 In BPU0, the group one control signals are transferred to a control signal 2 buffer 66 and thence onto a first control signal bus 68 which conveys the group 3 one signals to a control circuitry block 71 in a cache unit DTX 70. Similarly, in BPU1, the group two control signals are transferred to a control signal buffer 67 4 5 and thence onto a second control signal bus 69 which conveys the group two 6 signals to the control circuitry block 71 in cache unit 70. In this manner, a 7 complete set of cache memory interface control signals are delivered from the BPUs to the cache unit to conventionally control the transfer of information 8 between the storage block 72 in the cache unit 70 and the data manipulation logic 9 10 circuitry blocks 62, 63 in the BPUs. That is, the control circuitry block 71 receives the first and second groups of control-signals and employs them to control 11 12 operations in the cache unit instituted by the first and second basic processing 13 units:

In BPU0, the group one control signals are also applied to a parity generator 73 to generate a parity bit which is placed in buffer G1P 75 for application to a first input to EXCLUSIVE-OR-gate 77. Similarly, in BPU1, the group two control signals are also applied to a parity generator 74 to generate a parity bit which is placed in buffer G2P 76 for application to a first input to XOR-gate 78.

14

15

16

17

18

19

20

21

22

23

24

25

26

27

In BPU0, the group two control signals are transferred into a buffer 79 and thence to another parity generator 81 to generate a parity bit which is placed in buffer G2P 83. In BPU1, the group one control signals are transferred into a buffer 80 and thence to another parity generator 82 to generate a parity bit which is placed in buffer G1P 84.

The BPU1 61 Group one parity bit held in buffer G1P 84 is sent, via single line 85, to a second input to XOR-gate 77 in BPU0 60. Similarly, the Group two parity bit held in buffer G2P 83 in BPU0 is sent, via single line 86, to a second input to XOR-gate 78 in BPU1.

PCT/US95/03006 WO 95/26529

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

-10-

Those skilled in the art will understand that the transfer characteristics of a two-input XOR-gate are such that it will only be enabled if one, and only one, input is enabled. Since the BPUs 60, 61 are operating redundantly, the control signals generated in the cache memory interface control signals blocks 64, 65 should always be identical. It will be seen that with the cross parity checking configuration described above, any deviation from identity will promptly be sensed in one or the other or both the XOR-gates 77, 78. In such an event, an error signal will be conveyed over one or both the lines 87, 88 to CPU control and support circuitry block 89. The CCSC block 89 may respond in any conventional manner to institute remedial action appropriate to the specific environment such as be issuing a "freeze CPU" signal on line 90 to all CPU components to stop further processing until remedial action is taken such as a retry or taking the faulting CPU out of the system.

It will also be understood that the group one and group two interface control signals could each be divided into a plurality of bytes and that the parity generators 73, 74, 81, 82 could correspondingly develop a parity bit for each byte. Then, the multi-bit parity information could be cross compared in blocks 77, 78 which would then take the form of an array of XOR-gates or the logical equivalent.

Referring now to FIG. 4, the scheme for transferring data between the cache unit 70 and the BPUs 60, 61 will be described. After the data manipulation logic circuitry blocks 62, 63 perform redundant data manipulations, they should independently reach identical results. In BPU0 60, the even bits of the result are segregated into buffer register 91 and in BPU1 61, the odd bits of the result are placed in buffer register 92. In the exemplary environment in which the invention is used, double words are always transmitted. Therefore, at the end of a single 27 precision data manipulation operation (much more common than double

-11-

precision), buffer register 91 in BPU0 will contain the even bits of the result 1 redundantly and also four parity bits generated by parity generator 93; i.e.: even 2 bits only of 0-35,0-35 for a total of 36 data bits plus PO-P3 for the 36 even data 3 bits. Similarly, buffer register 92 in BPU1 will contain the odd bits of 0-35,0-35 4 for a total of 36 data bits plus PO-P3, generated by parity generator 94, for the 36 5 odd data bits. It will be apparent to those skilled in the art that, for double 6 precision operations, buffer register 91 in BPU0 will contain the 36 even bits of 0-7 72, PO-P3, and buffer register 92 in BPU1 will contain the corresponding 36 odd 8 bits of 0-72 and the appropriate four parity bits, P0-P3. 9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

The even and odd result bits are conveyed to the cache unit DTX 70 on 40bit wide result busses 95, 96, respectively. In the cache unit, the even bits are first examined by parity check block 97 and are then transferred to cache storage block 72. Similarly, the odd bits are examined by parity check block 98 and are then transferred to cache storage block 72. In this manner, a full, 72-bit wide result and eight parity bits are stored in cache storage 72. In the event either or both the parity check blocks 97, 98 detect a parity error, one or two error signals, represented by the blocks 99, 100, will be generated and sent to the CCSC 89 which may respond in the appropriate fashion as previously discussed. During normal, error free operation, when called upon by the BPUs 60, 61, full 80-bit words (72 data bits plus eight parity bits) are transferred from the cache storage block 72 to the data manipulation logic circuitry blocks 62, 63 via bus 101 and parity checking apparatus in the BPUs. If the even and odd parity bits have been stored in cache storage 72, then respective even and odd parity checking apparatus 102, 103, 104, 105 may be provided. If new byte-by-byte parity bits were generated in the cache unit 70 prior to storage in cache memory 72, these bits may be checked in the more conventional manner in the BPUs. Any parity errors

- detected by the blocks 102, 103, 104, 105 also result in error signals (not shown as this is conventional) being sent to the CCSC 89 for handling.
- Thus, while the principles of the invention have now been made clear in an
- 4 illustrative embodiment, there will be immediately obvious to those skilled in the
- 5 art many modifications of structure, arrangements, proportions, the elements,
- 6 materials, and components, used in the practice of the invention which are
- 7 particularly adapted for specific environments and operating requirements without
- 8 departing from those principles.

PCT/US95/03006

24

WHAT IS CLAIMED IS:

1	1. A central processing unit comprising:
2	A) first and second basic processing units adapted to redundantly perform
3	data manipulations on received data to obtain first and second data
4	manipulation results;
5	B) a cache unit for receiving data manipulation results from said first and
6	second basic processing units, said cache unit including means for
7	storing such data manipulation results as information words among an
8	array of information words and for transferring specified information
9	words simultaneously to both said first and second basic processing units
10	upon a request therefrom;
11	C) cache interface control signal generation means in each of said first and
12	second basic processing units, said cache interface control signal
13	generation means each issuing first and second groups of control signals,
14	the duplicate said first groups of control signals being nominally
15	identical, and the duplicate said second groups of control signals being
16	nominally identical;
17	D) a first control signal bus for communicating said first group of control
18	signals from said first basic processing unit to said cache unit;
19	E) a second control signal bus for communicating said second group of
20	control signals from said second basic processing unit to said cache unit;
21	F) first parity generating means in said first basic processing unit for
22	developing parity information comprising at least one parity bit for said
23	first group of control signals generated therein;

G) second parity generating means in said first basic processing unit for

۵	developing parity information comprising at least one parity of for said
26	second group of control signals generated therein;
27	H) first parity generating means is said second basic processing unit for
28	developing parity information comprising at least one parity bit for said
29	first group of control signals generated therein;
30	G) second parity generating means in said second basic processing unit for
31	developing parity information comprising at least one parity bit for said
32	second group of control signals generated therein;
33	H) a first parity bus for communicating said group two parity information
34	developed in said first basic processing unit to said second basic
35	processing unit;
36	I) a second parity bus for communicating said group two parity information
37	developed in said first basic processing unit to said second basic
18	processing unit;
19	J) parity checking means in said first basic processing unit for comparing
10	said group one parity information developed in said first basic processing
11	unit to said group one parity information developed in said second basic
12	processing unit and for issuing an error signal in response to a
13	miscompare; and
4	K) parity checking means in said second basic processing unit for
5	comparing said group two parity information developed in said first basic
6	processing unit to said group two parity information developed in said
7	second basic processing unit and for issuing an error signal in response
8	to a miscompare.

- 2. The central processing unit of Claim 1 which further includes control means
- 2 responsive to a control signal group parity error sensed in either of said first basic

-15-

3 processing unit and said second basic processing unit to take predetermined

4 remedial action.

1

8

10

3. The central processing unit of Claim 1 in which:

- A) said first parity generating means in said first basic processing unit
 develops a parity bit for each byte of said first group of control signals
 generated therein;
- B) said second parity generating means in said first basic processing unit develops a parity bit for each byte of said second group of control signals generated therein;
 - C) said first parity generating means in said second basic processing unit generates a parity bit for each byte of said first group of control signals generated therein; and
- D) said second parity generating means in said second basic processing unit develops a parity bit for each byte of said second group of control signals generated therein.

1 4. The central processing unit of Claim 2 in which:

- A) said first parity generating means in said first basic processing unit develops a parity bit for each byte of said first group of control signals generated therein;
- B) said second parity generating means in said first basic processing unit develops a parity bit for each byte of said second group of control signals generated therein;
- C) said first parity generating means in said second basic processing unit generates a parity bit for each byte of said first group of control signals generated therein; and

PCT/US95/03006

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22 --

1	D) said second parity generating means in said second basic processing unit
12	develops a parity bit for each byte of said second group of control signals
3	generated therein.
1	5. A central processing unit comprising:

5. A central processing unit comprising:


- A) first and second basic processing units adapted to redundantly perform data manipulations on received data to obtain first and second data manipulation results;
- B) a cache unit for receiving data manipulation results from said first and second basic processing units, said cache unit including means for storing such data manipulation results as information words among an array of information words and for transferring specified information words simultaneously to both said first and second basic processing units upon a request therefrom;
- C) cache interface control signal generation means in each of said first and second basic processing units, said cache interface control signal generation means each issuing first and second groups of control signals, the duplicate said first groups of control signals being nominally identical, and the duplicate said second groups of control signals being nominally identical;
- D) a first control signal bus for communicating said first group of control signals from said first basic processing unit to said cache unit;
- E) a second control signal bus for communicating said second group of control signals from said second basic processing unit to said cache unit;
- F) control circuitry means in said cache unit for receiving said first and second groups of control signals and for employing such control signals

-17-


23	to control operations in said cache unit instituted by said first and second
24	basic processing units;
25	G) first parity generating means in said first basic processing unit for
26	developing parity information comprising at least one parity bit for said
27	first group of control signals generated therein;
28	H) second parity generating means in said first basic processing unit for
29	developing parity information comprising at least one parity bit for said
30	second group of control signals generated therein;
31	I) first parity generating means is said second basic processing unit for
32	developing parity information comprising at least one parity bit for said
33	first group of control signals generated therein;
34	J) second parity generating means in said second basic processing unit for
35	developing parity information comprising at least one parity bit for said
36	second group of control signals generated therein;
37	K) a first parity bus for communicating said group two parity information
38	developed in said first basic processing unit to said second basic
39	processing unit;
40	L) a second parity bus for communicating said group two parity information
41	developed in said first basic processing unit to said second basic
42	processing unit;
43	M) parity checking means in said first basic processing unit for comparing
44	said group one parity information developed in said first basic processing
45	unit to said group one parity information developed in said second basic
46	processing unit and for issuing an error signal in response to a
47	miscompare; and
48	N) parity checking means in said second basic processing unit for
49	comparing said group two parity information developed in said first basic

PCT/US95/03006


60	processing unit to said group two parity information developed in said
51	second basic processing unit and for issuing an error signal in response
52	to a miscompare; and
i 3	L) control means responsive to a control signal group parity error sensed in
i 4	either of said first basic processing unit and said second basic processing
5	unit to take predetermined remedial action.




SUBSTITUTE SHEET (RULE 25)



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)




SUBSTITUTE SHEET (RULE 25)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/US95/03006

A. CLA	ASSIFICATION OF SUBJECT MATTER :G06F 11/00		
US CL	: 395/575		
	to International Patent Classification (IPC) or to both	h national classification and IPC	
	LDS SEARCHED documentation searched (classification system follows	ed by classification symbols)	
U.S. :	·	,,	
Documenta	tion searched other than minimum documentation to the	ne extent that such documents are included	in∢he lields searched
	data base consulted during the international search (n	ame of data base and, where practicable	e, search terms used)
C. DOC	CUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where a	ppropriate, of the relevant passages	Relevant to claim No.
A	US, A, 5,249,187 (BRUCKERT ET column 7 line 21 to column 9 line to column 12 line 29.		1-5
A '	US, A, 5,136,595 (KIMURA) 04 line 56 to column 6 line 43.	August 1992, column 2,	1-5
A	US, A, 5,271,023 (NORMAN) 14 2, line 28 to column 5 line 15.	December 1993, column	1-5
A	US, A, 5,095,485 (SATO) 10 Ma 10-66 and column 3 line 20 to co		1-5
A	US, A, 4,853,932 (NITSCHKE E column 7 line 61 to column 10 li 35 to 12 line 28.		1-5
X Furth	ner documents are listed in the continuation of Box C	See patent family annex.	
Special categories of cited documents: T			
"A" document defining the general state of the art which is not considered principle or theory underlying the invention to be part of particular relevance			
"E" extier document published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is "L" document which may throw doubts on priority claim(s) or which is			
cita	nd to establish the publication date of another citation or other scial reason (as specified)	"Y" document of particular relevance; the	
	cument referring to an oral disclosure, use, exhibition or other	considered to involve as inventive combined with one or more other such being obvious to a person skilled in th	document, such combination
"P" doc	current published prior to the international filing date but later than priority date claimed	'&' document member of the same patent	
Date of the actual completion of the international search Date of mailing of the international search report			
29 APRIL	, 1995	00 30 JU	N 1995
Commission Box PCT	nailing address of the ISA/US ner of Patents and Trademarks	Authorized officer Jenseph PALYS	
Washington Facsimile N	a, D.C. 20231 lo. (703) 305-3230	Telephone No. (703) 305-9600	



international application No. PCT/US95/03006

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
A	US, A, 5,263,034 (GUENTHNER ET AL.) 16 November 1993, column 4 line 10 to column 6 line 58 and column 8 lines 21-48.	1-5
A	US, A, 5,276,862 (McCULLEY ET AL.) 04 January 1994, column 3 line 59 to column 5 line 31 and column 6 lines 5-23.	1-5
A	US, A, 5,195,101 (GUENTHNER ET AL.) 16 May 1993, column 4 line 4 to column 7 line 16.	1-5
A.	US, A, 5,220,662 (LIPTON) 15 June 1993, column 1 line 55 to column 2 line 11 and column 4 lines 6-46.	1-5
		ţ
	· · · · · · · · · · · · · · · · · · ·	
. *		